

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vingnia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/901,109	07/10/2001	Ravindranath Droopad	210136US99	7228	
22850 7	7590 06/20/2003				
OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C. 1940 DUKE STREET ALEXANDRIA, VA 22314			EXAMINER		
			BAUMEISTER, BRADLEY W		
		•	ART UNIT	PAPER NUMBER	
			2815		
			DATE MAILED: 06/20/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. **09/901,109**

Applicant(s)

Droopad et al.

Examiner

B. William Baumeister

Art Unit 2815



	The MAILING DATE of this communication appears	on the cover she	et with ti	he correspondence address
Period 1	or Reply			
THE N	ORTENED STATUTORY PERIOD FOR REPLY IS SET MAILING DATE OF THIS COMMUNICATION.			
	ions of time may be available under the provisions of 37 CFR 1.136 (a). In a date of this communication.	no event, however, ma	y a reply be	timely filed after SIX (6) MONTHS from the
- If the p - If NO p - Failure - Any re	period for reply specified above is less than thirty (30) days, a reply within the period for reply is specified above, the maximum statutory period will apply at to reply within the set or extended period for reply will, by statute, cause the ply received by the Office later than three months after the mailing date of the patent term adjustment. See 37 CFR 1.704(b).	nd will expire SIX (6) Ne application to becom	ONTHS fro ABANDON	m the mailing date of this communication. NED (35 U.S.C. § 133).
Status				
1) 💢	Responsive to communication(s) filed on Apr 7, 200	03		
2a) 🗌	This action is FINAL . 2b)	on is non-final.		
3) 🗆	Since this application is in condition for allowance e closed in accordance with the practice under Ex pair	•		·
Disposi	tion of Claims			
4) 💢	Claim(s) 1-114	2		is/are pending in the application.
4	a) Of the above, claim(s) <u>14-26, 30-86, and 99-111</u>			is/are withdrawn from consideration.
5) 🗆	Claim(s)			is/are allowed.
6) 💢	Claim(s) <u>1-13, 27-29, 87-98, and 112-114</u>			is/are rejected.
7) 🗆	Claim(s)			is/are objected to.
8) 🗆	Claims	are	subject t	to restriction and/or election requirement.
Applica	tion Papers			
9) 🗌	The specification is objected to by the Examiner.			
10)	The drawing(s) filed on is/are	a) 🗆 accepted	l or b)□	objected to by the Examiner.
	Applicant may not request that any objection to the d	rawing(s) be held	d in abey	ance. See 37 CFR 1.85(a).
11)	The proposed drawing correction filed on	is:	а) 🗆 ар	proved b) \square disapproved by the Examiner.
	If approved, corrected drawings are required in reply t			
12)	The oath or declaration is objected to by the Exami	ner.		
Priority	under 35 U.S.C. §§ 119 and 120			
13)	Acknowledgement is made of a claim for foreign pr	iority under 35	U.S.C.	§ 119(a)-(d) or (f).
a) [☐ All b)☐ Some* c)☐ None of:			
	1. \square Certified copies of the priority documents have	e been received	l.	
	2. \square Certified copies of the priority documents have	e been received	in Appl	ication No
	 Copies of the certified copies of the priority do application from the International Burea 			ceived in this National Stage
*S	ee the attached detailed Office action for a list of the	e certified copie	s not re	ceived.
14) 🗆	Acknowledgement is made of a claim for domestic	priority under 3	85 U.S.C	. § 119(e).
a) [The translation of the foreign language provisiona			
15)	Acknowledgement is made of a claim for domestic	priority under 3	15 U.S.C	. §§ 120 and/or 121.
Attachm		🗖 .		
	tice of References Cited (PTO-892)		·	413) Paper No(s)
	tice of Draftsperson's Patent Drawing Review (PTO-948)	_	mal Patent	Application (PTO-152)
3) [X] Inf	ormation Disclosure Statement(s) (PTO-1449) Paper No(s)7	6) Other:		

Art Unit: 2815

DETAILED ACTION

Election/Restriction

- 1. Applicant's election with traverse of Group IA in Paper No. 9 is acknowledged. The traversal is on the ground(s) that the restriction does not satisfy the requirements of MPEP 806.05(f).
- a. Specifically, Applicant asserts that the restriction does not explain why the proposed alternative method of invention IV would constitute a materially different method, nor how the proposed alternative would provide the device of e.g., claim 1. This is not found persuasive because the restriction set forth a materially different method of wafer-bonding vs epitaxial growth, and these methods are, in fact, materially different because the cited different processing methods entail different processing steps and apparatuses. Further, the restriction did explain how wafer-bonding would produce the device: by wafer-bonding the monocrystalline compound semiconductor material to the underlying layers.
- b. Applicant has argued that, with respect to the species restriction, there is no basis provided for designating the divided species as patentably distinct. This argument is not persuasive because the restriction set forth the mutually exclusive characteristics of the species, which is the basis for patentable distinctness.
- c. Applicant has also argued that a full search of many of the inventions would not constitute an undue burden in that they are commonly classified in the same subclass. This is not found persuasive because separate classification is only one of three bases set forth in the MPEP

Art Unit: 2815

for when restriction of separate inventions is proper. Since each invention requires separate examination and search, the restriction is still generally deemed to be proper.

d. Without making a determination as to whether a claim of a first invention that is related to one or more separate and distinct inventions as subcombination/combination constitutes a linking claim, the Examiner agrees with Applicant's assertion that the allowance of such a claim would dictate the rejoinder of any claims that are directed towards the combination invention(s) and that either properly depend from or otherwise include all of the limitations of this subcombination claim, in accordance with the provisions of Chapter 800 of the MPEP.

The requirement is still deemed proper and is therefore made FINAL.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-5, 7-11, 28, 87-90, 92-96 and 114 are rejected under 35 U.S.C. 102(b) as being anticipated by Miyagaki et al. '362. Miyagaki discloses monolithically integrated devices formed respectively in Si substrates III-V compound semiconductor layers. Note, e.g., FIG 7, wherein the device includes a Si substrate 31; a 15-nm accommodating buffer layer 31a; a 0.5 micron

Art Unit: 2815

oxygen-doped AlGaAs monocrystalline layer 31b; and monocrystalline GaAs-based device layers formed thereover.

Claims 1-5, 7-12, 28, 29, 87-90, 92-97, 113 and 114 are rejected under 35 U.S.C. 102(b) as being anticipated by Kikkawa et al. '953. Kikkawa discloses monolithically integrated devices formed respectively in Si substrates III-V compound semiconductor layers. Note, e.g., FIGs 4A and 7, wherein the device includes a Si substrate 31; an accommodating buffer layer 32; a 600 nm oxygen-doped AlGaAs monocrystalline layer 33; and monocrystalline GaAs-based device layers formed thereover. Kikkawa teaches that the AlGaAs layer may be formed so as to constitute a superlattice with alternating layers being oxygen-doped (e.g., FIGs. 9 and 10); the lower layers may be labeled alternatively as a graded oxygen-doped buffer layer, an additional oxygen doped buffer layer, or alternatively as a template layer.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2815

5. Claim 27 and 112 are rejected under 35 U.S.C. 103(a) as being obvious over either one of Miyagaki et al. '362 or alternatively Kikkawa as applied to the claims above. While neither of Miyagaki nor Kikkawa expressly recites any sizes for the Si wafer diameter, and as such, does not expressly recite that the silicon wafer diameter may be 300 mm, it was well known to those skilled in the art at the time of the invention to employ Si wafers that were 300 mm or larger and would have been obvious to do so because the use of large wafers reduces manufacturing costs.

Page 5

Claims 1-13, 27-29, 87-98 and 112-114 are rejected under 35 U.S.C. 103(a) as being 6. unpatentable over Guenzer '653 in view of JP 52-89070; Kaushik et al., "Device Characteristics of Crystalline Epitaxial Oxides on Silicon;" Device Research Conference, 2000, Conference Digest 58th DRC, pp. 17-20, June 19-21, 2000; and either one of Miyagaki et al. '362 or Kikkawa et al. '953 as applied above.

BMB

Guenzer '653 teaches a semiconductor layer 14 which may either be composed of a. Si or a compound semiconductor (see e.g., col. 3, lines 55-) and that is formed over a monocrystalline Si substrate 22 by means of a perovskite layer such as bismuth titanate (BiTO) 12 or others (col. 3, lines 45-55) and an amorphous SiOx layer 24. Guenzer does not read on those limitations of the claims that set further forth that the perovskite layer and the overlying compound semiconductor layer are monocrystalline. Rather, Guenzer teaches that the epitaxial perovskite is "crystallographically oriented" which he defines to mean strongly oriented in the caxis direction, but that the a- and b- axis directions possess a mosaic crystalline structure (e.g.,

Art Unit: 2815

y 1

col. 2, lines 5-44). Guenzer further states that the crystallographically oriented perovskite causes the resultant superposed epitaxial layer to also be a crystallographically oriented layer that does not have the higher quality of singly crystalline semiconductor material, but which is better than polycrystalline layers, so that transistors should be able to be formed therein (col. 4, lines 12-20).

- i. To summarize, Guenzer teaches that the long-sought industry goal of monolithically integrating compound semiconductor layers with devices formed therein on monocrystalline Si substrates can be achieved by means of perovskite buffers. It teaches that crystalline imperfections in the perovskite buffer will produce crystalline imperfections in this overlying epitaxial device layer. And Guenzer provides motivation as to why one would have desired to further improve upon this invention so as to form a monocrystalline buffer and therefor a monocrystalline epitaxial device layer instead of ones that are crystallographically oriented: to produce higher quality transistors or devices.
- JP '070 teaches the growth of monocrystalline (100) Si, III-Vs (such as GaAs, b. GaP and InP) or II-VIs (such as ZnSe and ZnTe) on monocrystalline (001) or (100) perovskite oxides such as strontium titantate (STO) and barium titanate (BTO). Restated, JP '070 provides further evidence that it was known to those skilled in the art that if a perovskite layer were monocrystalline instead of crystallographically oriented, the compound semiconductor layer(s) formed on the perovskite could also be formed to have the preferable moncocrystalline structure instead of a crystallographically-oriented structure. Thus, the primary remaining issue is whether

Art Unit: 2815

it was known how to form perovskites on a monocrystalline silicon substrate so as to enable the perovskite to also be monocrystalline.

Page 7

- c. Kaushik teaches the growth of monocrystalline epitaxial perovskite oxides such as STO over monocrystalline substrates which produces an amorphous SiOx interface layer therebetween. The STO unit cell is rotated 45° relative to the Si unit cell (e.g., Introduction, pg. 17). The STO perovskite can be formed to have a thickness on the order of 10 nm (e.g., Device Fabrication, page 17), and the thickness of the amorphous SiOx interface is about 1 nm (Physical Characterization of the Film, page 18). The article does not teach the further inclusion of a compound semiconductor layer on top of the monocrystalline perovskite oxide.
- d. It would have been obvious to one of ordinary skill in the art at the time of the invention to have formed compound semiconductor device layers so as to be monolithically integrated on monocrystalline Si substrates by means of a perovskite buffer layer as taught by Guenzer. It would have further been obvious to one of ordinary skill in the art at the time of the invention that both the perovskite and compound semiconductor layers formed on the monocrystalline Si substrate could be formed so as to also be monocrystalline instead of merely being crystallographically oriented (which Guenzer teaches is desirable for forming better quality devices or components therein) by employing particular perovskites such as at least STO with an amorphous SiOx substrate/perovskite interface layer as taught by the combined teachings of Kaushik and JP '070.

Art Unit: 2815

e. As explained, Guenzer/Kaushik/JP '070 teaches the formation of monolithically integrated Si and compound semiconductor devices by growing the latter on the former by means of a monocrystalline perovskite layer, such as BSTO, and an amorphous SiOx interface layer, but does not further teach that the GaAs-based compound semiconductor layer may be oxygen doped. Both of Kikkawa and Miyagaki teach that oxygen-doped GaAs-based buffer layers may be employed under GaAs-based devices for the purpose of providing a region of increased resistivity. It would have been obvious to one of ordinary skill in the art at the time of the invention to have further included an oxygen-doped GaAs-based layer in a monolithically integrated structure according to Guenzer/Kaushik/JP '070 for the purpose of providing improved vertical and/or lateral device isolation.

Art Unit: 2815

Double Patenting

7. A rejection based on double patenting of the "same invention" type finds its support in the language of 35 U.S.C. 101 which states that "whoever invents or discovers any new and useful process ... may obtain a patent therefor ..." (Emphasis added). Thus, the term "same invention," in this context, means an invention drawn to identical subject matter. See *Miller v. Eagle Mfg. Co.*, 151 U.S. 186 (1894); *In re Ockert*, 245 F.2d 467, 114 USPQ 330 (CCPA 1957); and *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970).

A statutory type (35 U.S.C. 101) double patenting rejection can be overcome by canceling or amending the conflicting claims so they are no longer coextensive in scope. The filing of a terminal disclaimer <u>cannot</u> overcome a double patenting rejection based upon 35 U.S.C. 101.

8. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b)

- 9. 37 CFR 1.78(b) provides that when two or more applications filed by the same applicant contain conflicting claims, elimination of such claims from all but one application may be required in the absence of good and sufficient reason for their retention during pendency in more than one application.
- 10. Double-patenting conflicts exist between claims of the following related issued patents and co-pending applications which includes the present application.

Art Unit: 2815

Serial Numbers of Related Issued Patents and Co-pending Applications:

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	10017596
09425945 09766046 09882067 09906769 09911447 09924481 1 09465623 09780119 09884082 09906782 09911448 09927393 1 09584601 09795784 09884149 09906783 09911455 09927396 1	
09465623 09780119 09884082 09906782 09911448 09927393 1 09584601 09795784 09884149 09906783 09911455 09927396 1	1000000
09584601 09795784 09884149 09906783 09911455 09927396 1	10020900
	10026446
00607007 00001001 00004150 00006704 00011456 0000056 -	10026812
09607207 09801881 09884150 09906784 09911456 09928356 1	10053588
<u>09607236 09813779 09884981 09907703 09911457 09929018 1</u>	10059409
09607237 09822499 09884982 09907704 09911458 09929019 1	10059411
09607239 09822499 09884983 09907705 09911459 09929020 1	10062429
09607386 09824259 09885409 09907707 09911460 09929021 1	10076450
09607408 09824273 09897059 09908695 09911464 09929022 1	10091452
<u>09607420 09824376 09897128 09908707 09911465 09929024 1</u>	10124460
09607434 09824388 09897965 09908860 09911466 09929261 1	10125410
09607722 09824615 09897968 09908883 09911469 09929748 1	10125486
<u>09607744 09832354 09899996 09908885 09911472 09930145 1</u>	10125540
09608807 09838273 09899997 09908886 09911473 09930170 1	10128262
09609071 09840213 09900882 09908887 09911475 09930171 1	10134506
09609262 09842734 09900883 09908888 09911478 09930175 1	10136324
09617640 09842735 09900885 09908891 09911484 09930176 1	10137369
09621130 09849159 09900887 09908892 09911487 09930188 1	10137383
09621771 09849172 09900921 09908897 09911488 09930243 1	10140939
09621779 09852109 09901109 09908898 09911490 09930247 1	10141876
09624296 09853744 09901110 09908902 09911491 09930254 1	10145734
	10150065
09624690 09861636 09901905 09909906 09911493 09930260 1	10150066
	10151950
	10152783
· · · · · · · · · · · · · · · · · · ·	10161743
	10166196
09624803 09865429 09903784 09909940 09911507 09930278	
09624877 09865446 09904841 09909941 09911517 09930308	
09625100 09865447 09904892 09910018 09911518 09930444	
09629283 09865448 09904894 09910019 09911539 09934836	
09642558 09865449 09904895 09910020 09911542 09960402	
09656337 09866637 09905098 09910021 09911543 09975930	
09662390 09870589 09905110 09910022 09911627 09978096	
09669602 09870592 09905115 09910023 09911628 09983326	
09678372	
09689583 09870829 09905863 09910032 09911691 09983859	
09692568	
09712425 09870831 09905869 09910035 09918801 09983869	
09712875	
09721566 09870833 09905903 09910753 09919927 09985757	
09733181 09870834 09905930 09910754 09919967 09986024	
09733688	
09740219	
09740268 09870837 09905934 09911412 09921896 09986899	
09753808 109871958 109905935 109911420 109921898 109993514 1	
09753808 09871958 09905935 09911420 09921898 09993514 09755340 09874984 09905980 09911429 09921900 09993523	

Art Unit: 2815

- 11. While it is true that the Examiner has the burden to show how a rejection is specifically applied to each claim, the exemplary showing with respect to the claims individually discussed below establishes a *prima facie* showing of the unpatentability of the instant claims and is sufficient to give the applicant fair notice of how the rejection is applied to each and every other claim. Further, an analysis of all of the claims in the approximately 330 related applications would be an extreme burden on the Office requiring millions of claim comparisons. Accordingly, the Office is shifting the burden to the applicants to show, if they can, patentable distinctions between the instant claims and those of the other applications and patents. Specifically, in order to resolve the conflict between applications, applicant is required to:
- (1) file terminal disclaimers in each of the related, applications terminally disclaiming each of the other approximately 330 applications;
- (2) provide a statement attesting to the fact that all claims in the approximately 330 applications have been reviewed by applicant and that no conflicting claims exists between the applications. Applicant should provide all relevant factual information including the specific steps taken to insure that no conflicting claims exist between the applications; or;
- applications by identifying how all the claims in the instant application are distinct and separate inventions from all of the claims in all of the other approximately 330 identified applications. Note: the examples provided below are merely illustrative of the overall

problem. Only addressing/correcting the specifically identified conflicts would **not** satisfy the requirement.

Further, due Applicant's better familiarity with the related applications, Applicant now has the burden of confirming that the preceding list is accurate and complete, or must take appropriate action(s) to assure that no such conflicts exist in any other applications that have been inadvertently omitted from the preceding list, but do in fact possess related subject matter.

Applicant is reminded that obviousness-type double patenting analysis entails a two-step process: (1) the claims of this application and the other approximately 330 applications must be construed; and (2) the claims of this application must be compared with the claims of the other applications to determine whether the differences in subject matter between the two claims render the claims patentably distinct. See Georgia-Pacific Corp. v. United States Gypsum Co., 195 F.3d 1322, 1326, 52 USPQ2d 1590, 1593 (Fed. Cir. 1999), and General Foods Corp. v. Studiengesellschaft Kohle, 972 F.2d 1272, 1279, 23 USPQ2d 1839, 1844 (Fed. Cir. 1992). As the Court of Customs and Patent Appeals (CCPA) explained: "[t]he fundamental reason for the rule [against "double patenting"] is to prevent unjustified timewise extension of the right to exclude granted by a patent no matter how the extension is brought about." In re Van Ornum, 686 F.2d 937, 943-44, 214 USPQ 761, 766 (CCPA 1982) (brackets and emphasis in the original) (quoting In re Schneller, 397 F.2d 350, 354, 158 USPQ 210, 214 (CCPA 1968)).

Art Unit: 2815

Failure to comply with the above requirement will result in abandonment of the application. However, the requirement will be held in abeyance until allowable subject matter has been indicated by the examiner.

12. The following claim comparisons are examples of conflicts between three of the copending applications:

S.N. 09/908,892; claims 11

A process for fabricating a semiconductor structure comprising:

providing a monocrystalline silicon substrate;

depositing a monocrystalline perovskite oxide film overlying the monocrystalline silicon substrate, the film having a thickness less than a thickness of the material that would result in strain-induced defects;

forming an amorphous oxide interface layer containing at least silicon and oxygen at an interface between the monocrystalline perovskite oxide film and the monocrystalline silicon substrate;

epitaxially forming a layer of intermetallic compound overlaying the monocrystalline perovskite oxide film, and

epitaxially forming a monocrystalline compound semiconductor layer overlying the layer of intermetallic compound.

S.N. 09/755,340; claims 17, 19 and 20:

[Claim 17] A process for fabricating a semiconductor structure comprising the steps of: providing a monocrystalline substrate;

epitaxially growing [an] accommodating buffer layer overlying the monocrystalline substrate;

forming an amorphous layer on the monocrystalline substrate during the growth of the accommodating buffer layer; and

forming a monocrystalline conductive layer over the accommodating buffer layer; [Claim 19] epitaxially growing an additional monocrystalline layer above the monocrystalline conductive layer;

[Claim 20] wherein the step of [claim 19] includes growing a semiconductor material layer.

Art Unit: 2815

S.N. 09/986,024; claim 169:

A process for fabricating a semiconductor structure comprising:

providing a monocrystalline silicon substrate;

depositing a monocrystalline perovskite oxide film overlying the monocrystalline silicon substrate, the film having a thickness less than a thickness of the material that would result in strain-induced defects;

forming an amorphous oxide interface layer containing at least silicon and oxygen at an interface between the monocrystalline perovskite oxide film and the monocrystalline silicon substrate; and

epitaxially forming a monocrystalline compound semiconductor layer overlying the monocrystalline perovskite oxide film.

- 13. A comparison of the claims shows that all three applications set forth the method steps of providing a monocrystalline substrate; an accommodating buffer (or perovskite) layer; an amorphous oxide interface therebetween; and at least a monocrystalline semiconductor layer over the buffer/perovskite. The respective sets of claims are not identical because:
- a. Claims 17, 19 and 20 of the '340 application are broader than claim 11 of the '892 application because the '340 claims do not further require that the monocrystalline substrate be Si; that the amorphous oxide interface layer also contain silicon; that the accommodating buffer specifically be a monocrystalline perovskite; that the conductive layer specifically be an intermetallic compound; nor that the monocrystalline semiconductor layer be a compound monocrystalline semiconductor layer.
- b. Claim 169 of the '024 application is broader than claim 11 of the '892 application because the '024 claim does not require the additional presence of the epitaxially grown intermetallic compound layer.

Art Unit: 2815

- 14. Accordingly, claims 17, 19 and 20 of the '340 application are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claim 11 of the copending '892 application. Although the conflicting claims are not identical, they are not patentably distinct from each other because claim 11 of the '892 application anticipates claims 17, 19 and 20 of the '340 application as explained above. See e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985) for the proposition that an obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but an examined application claim is not patentably distinct from the reference claim(s) because the examined claim is either anticipated by, or would have been obvious over, the reference claim(s). This is a provisional obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.
- 15. Similarly, claim 169 of the '024 application is rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claim 11 of the copending '892 application. Although the conflicting claims are not identical, they are not patentably distinct from each other because claim 11 of the '892 application anticipates claim 169 of the '024 application as explained above. This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Art Unit: 2815

16. While not specifically addressed herein, similar double-patenting conflicts also exist between the product claims of various applications as well. Moreover, while the Office has a long established policy of generally requiring restrictions between semiconductor product claims (class 257) and method claims (class 438) in a given application, this policy does not negate Applicant's responsibility for ensuring that no conflicts exist between those applications presenting product claims and those applications presenting method claims. This is because it is also well established agency policy that restricted product and method claims may be subject to rejoinder during the course of prosecution. See MPEP 821.04.

Allowable Subject Matter

- 17. The following is a statement of reasons for the indication of allowable subject matter:
- a. The Examiner notes that the common feature of all of the bulk-filing status applications relates to the buffer structure. Specifically, most of the applications set forth the following layers with the optional inclusion of further layers and/or devices: monocrystalline Si substrate / amorphous SiOx interface layer / monocrystalline perovskite (such as BaSrTiO3 or BSTO) accommodating buffer / monocrystalline compound semiconductor. Some applications—such as those directed towards waveguide structures—form other monocrystalline perovskites or oxides over the accommodating BSTO layer instead of a compound semiconductor layer.
- b. The Examiners assigned to the bulk-filing project have found only two references which teach forming a mono-perovskite on mono-Si by means of an amorphous SiOx interface

Art Unit: 2815

layer: Kaushik (already made of record in the last Office Action) and Eisenbeiser et al., Field effect transistors with SrTiOs gate dielectric on Si," 6 March 2000, Applied Physics Letters, Vol. 76, No. 10, pp.1324-1326 (which appears to contain substantially similar subject matter and which is included herewith). Both of these articles include authors who are or were employed by Motorola, and more specifically include authors Dr. Ravi Droopad and Dr. Jamal Ramdani. Further, various additional news releases/publications quote either Dr. Droopad, Dr. Ramdani and/or Motorola spokespersons as asserting that (1) Dr. Droopad invented the mono-Si/amorphous SiOx/STO structure (for use as a FET gate dielectric); (2) Dr. Ramdani came up with the idea of employing this particular structure as a buffer system for growing monocrystalline compound semiconductor layers on Si substrates; and (3) that Motorola has filed more than 270 patent applications based on this technique or concept. See, e.g., Weiss, "Speed demon gets hooked on silicon," Science News Online, 9/15/2001; "Motorola develops new super-fast chip," USA Today, 9/4/2001; Valigra, "Motorola Lays GaAs on Si Wafer," AsiaBiz Tech, Nov. 2001; and "Holy Grail! Motorola claims high-yield GaAs breakthrough," Micromagazine.com (no date available).

- c. The record is presently unclear as to (1) the exact participation others may have had in inventing this subject matter; and (2) whether Dr. Droopad and Dr. Ramdani were employed by Motorola at the time of the respective inventions.
- d. The Examiner further notes that various ones of the present applications do not list one or both of Dr. Droopad and Dr. Ramdani as an inventor. Also, various applications--

Art Unit: 2815

irrespective of inventorship--were filed more than one year after the publication of the Eisenbeiser and/or Kaushik references.

Page 18

- e. The Kaushik and Eisenbeiser references would not be available as prior art if
 Applicants (1) provide proper and sufficient affidavit evidence of who were the actual inventor(s)
 of the mono-Si/amorphous SiOx/STO structure; (2) properly petition to correct the inventorship
 of any applications not including this (/these) inventor(s); and/or (3) properly petition and amend
 the status of those applications filed more than a year after the publication of the Eisenbeiser
 reference so as to make those applications continuations or continuations-in-part of application
 #09/502,023, now US Patent # 6,492,257, which was filed on February 10, 2000 and issued on
 May 21, 2002, and of which Drs. Ramdani and Droopad were named inventors. (See MPEP
 201.11.V for the Office requirements regarding the untimely filing of Priority Benefit Claims and
 whether this option is available to the applicants in the present circumstances.)
- f. If Applicant takes the necessary steps to properly remove the Kaushik and Eisenbeiser references as available prior art, and is thereby successful in overcoming all 35 USC 102(a), (b), (e), (f) and 103(a) issues based upon any of these section 102 paragraphs, the claims would be allowable if they include sufficiently specific limitations relating to these particular layers and their interrelationships. For example, the claims would be allowable if Applicants properly include at least the following limitations:¹

¹Applicant is invited to contact the Examiner with any questions regarding specific proposals for substantively broader or alternative claim language.

Art Unit: 2815

a monocrystalline silicon substrate;

an amorphous silicon oxide layer formed directly on the silicon substrate;

a monocrystalline $Ba_xSr_{1-x}TiO_3$ layer formed <u>directly</u> on the amorphous silicon oxide layer, wherein $(0 \le x \le 1)$; and

a monocrystalline [compound semiconductor] 2 layer formed on the $Ba_xSr_{1\cdot x}TiO_3$ layer.

- g. If such amendments are made, any restricted claims previously withdrawn from consideration for being directed towards a non-elected invention (such as in response to a product/method, subcombination-usable-together or a combination/subcombination restriction) that depend from such a claim or otherwise include all such claim language, would be subject to rejoinder in accordance with the rejoinder guidelines of MPEP, Chapter 800.
- h. The Examiner further notes that a search of the prior art failed to disclose or reasonably suggest a buffering-layer system wherein the BSTO accommodating buffer is subsequently converted to an amorphous layer. As such, any claims directed towards this embodiment would be allowable if they include at least the following limitations--irrespective of whether the Kaushik and Eisenbeiser references are available as prior art:

a monocrystalline silicon substrate;

²As noted hereinabove, some applications set forth layers other than compound semiconductors formed on the BSTO so this term would need to be amended accordingly.

Page 20

Application/Control Number: 09/901,109

Art Unit: 2815

an amorphous $Ba_xSr_{1-x}TiO_3$ layer formed on the silicon substrate, wherein $(0 \le x \le 1)$;

and

a monocrystalline [compound semiconductor]³ layer formed on the Ba_xSr_{1-x}TiO₃

layer.

It is further noted that some applications currently possess product claims i.

that recite, inter alia, "a monocrystalline BaxSr1-xTiO3 layer," and also include further claims

depending therefrom that recite language to the effect of: wherein the monocrystalline BSTO

layer is subsequently heat-treated to convert it to an amorphous layer. Such claim language is

objectionable under 35 USC 112, 4th paragraph because such depending claims do not further

limit nor add additional limitations to the previously claimed subject matter. Rather, such claim

language modifies the structure of the parent claim. Accordingly, Applicant should review all of

the claims and correct any such dependencies by canceling the claim or placing it independent

form.

If (1) all of these actions cited above are properly undertaken as required, (2) terminal 18.

disclaimers are properly filed, and (3) no other significant issues remain, the Examiner will

consider entry of amendments that place all of the claims in condition for allowance, even if

submitted after prosecution is closed.

³See the previous footnote.

Art Unit: 2815

INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner should be directed to the examiner, **B. William Baumeister**, at (703) 306-9165. The examiner can normally be reached Monday through Friday, 8:30 a.m. to 5:00 p.m. If the Examiner is not available, the Examiner's supervisor, Mr. Eddie Lee, can be reached at (703) 308-1690. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956.

B. William Baumeister

Patent Examiner, Art Unit 2815

June 12, 2003

è